Dai Yamamoto, Masahiko Takenaka, Kazuo Sakiyama, and Naoya Torii, “A Technique using PUFs for Protecting Circuit Layout Designs against Reverse Engineering,” In Proc. International Workshop on Security 2014 (IWSEC’14), LNCS 8639, Springer-Verlag, pp.158–253 (Sep., 2014).